OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 1774

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5573d 13h /or1k/tags/rel_16
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7496d 11h /tags/rel_16
1211 New wb_biu for iwb interface. lampret 7496d 11h /trunk
1208 Added useless signal genpc_stop_refetch. lampret 7496d 11h /trunk
1207 Static exception prefix. lampret 7496d 11h /trunk
1205 fix for gdb_debug config phoenix 7502d 20h /trunk
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7520d 08h /trunk
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7520d 08h /trunk
1202 at exception print insn number to ease debugging phoenix 7520d 08h /trunk
1200 mbist signals updated according to newest convention markom 7545d 03h /trunk
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7549d 04h /trunk
1198 make it compile on RH 8,9 phoenix 7574d 19h /trunk
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7580d 00h /trunk
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7580d 01h /trunk
1195 made the project file a little bit more universal dries 7580d 02h /trunk
1194 correct all the syntax errors dries 7580d 02h /trunk
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7580d 02h /trunk
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7580d 04h /trunk
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7580d 04h /trunk
1188 Added support for rams with byte write access. simons 7596d 03h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.