URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 358

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
358	Fixed virtual silicon single-port rams instantiation.	lampret	8273d 01h	/or1k/tags/rel_16
357	Fixed dbg_is_o assignment width.	lampret	8273d 01h	/or1k/tags/rel_16
356	Break point bug fixed	simons	8273d 04h	/or1k/tags/rel_16
355	uart VAPI model improved; changes to MC and eth.	markom	8273d 11h	/or1k/tags/rel_16
354	Fixed width of du_except.	lampret	8273d 21h	/or1k/tags/rel_16
353	Cashes disabled.	simons	8274d 08h	/or1k/tags/rel_16
352	OR1200_REGISTERED_OUTPUTS can now be enabled.	lampret	8275d 11h	/or1k/tags/rel_16
351	Fixed some l.trap typos.	lampret	8275d 12h	/or1k/tags/rel_16
350	For GDB changed single stepping and disabled trap exception.	lampret	8275d 14h	/or1k/tags/rel_16
349	Some bugs regarding cache simulation fixed.	simons	8277d 02h	/or1k/tags/rel_16
348	Added instructions on how to build configure.	ivang	8278d 10h	/or1k/tags/rel_16
347	Added CRC32 calculation to Ethernet	erez	8279d 07h	/or1k/tags/rel_16
346	Improved Ethernet simulation	erez	8279d 09h	/or1k/tags/rel_16
345	Added check for net/ethernet.h (needed by ethernet simulator)	erez	8279d 09h	/or1k/tags/rel_16
344	added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model	markom	8279d 11h	/or1k/tags/rel_16
343	Small touches to test programs	erez	8279d 13h	/or1k/tags/rel_16
342	added exception vectors to support and modified section names	markom	8280d 10h	/or1k/tags/rel_16
341	added VAPI for uart; uart 16550 support, some bugs fixed	markom	8280d 12h	/or1k/tags/rel_16
340	Added hpint vector	lampret	8280d 12h	/or1k/tags/rel_16
339	Added setpc test	lampret	8280d 12h	/or1k/tags/rel_16

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 358

Filtering Options