OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 614

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
614 Changed to support new debug if. simons 8206d 09h /or1k/tags/rel_24
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8207d 06h /or1k/tags/rel_24
612 Tick timer period extended to meet real timing. simons 8207d 07h /or1k/tags/rel_24
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8208d 09h /or1k/tags/rel_24
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8208d 09h /or1k/tags/rel_24
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8208d 09h /or1k/tags/rel_24
608 Range exception removed from test. simons 8209d 04h /or1k/tags/rel_24
607 single step steps just one instruction ^c bug fixed markom 8209d 05h /or1k/tags/rel_24
606 raw register range bug fixed; acv_uart test passes markom 8210d 05h /or1k/tags/rel_24
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8210d 05h /or1k/tags/rel_24
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8210d 05h /or1k/tags/rel_24
603 fixed bfd markom 8210d 07h /or1k/tags/rel_24
602 Renamed targets. Switched off debug. lampret 8211d 06h /or1k/tags/rel_24
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8211d 17h /or1k/tags/rel_24
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8211d 18h /or1k/tags/rel_24
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8211d 18h /or1k/tags/rel_24
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8212d 03h /or1k/tags/rel_24
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8212d 03h /or1k/tags/rel_24
596 SR[TEE] should be zero after reset. lampret 8212d 07h /or1k/tags/rel_24
595 Fixed 'the NPC single-step fix'. lampret 8213d 03h /or1k/tags/rel_24

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.