OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_5/] [or1200/] - Rev 916

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8010d 00h /or1k/tags/rel_5/or1200
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8026d 04h /or1k/tags/rel_5/or1200
871 Generic flip-flop based memory macro for register file. lampret 8062d 10h /or1k/tags/rel_5/or1200
870 Added defines for enabling generic FF based memory macro for register file. lampret 8062d 10h /or1k/tags/rel_5/or1200
869 Added generic flip-flop based memory macro instantiation. lampret 8062d 10h /or1k/tags/rel_5/or1200
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8133d 09h /or1k/tags/rel_5/or1200
794 Added again just recently removed full_case directive lampret 8133d 09h /or1k/tags/rel_5/or1200
791 Fixed some ports in instnatiations that were removed from the modules lampret 8133d 09h /or1k/tags/rel_5/or1200
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8133d 10h /or1k/tags/rel_5/or1200
788 Some of the warnings fixed. lampret 8133d 11h /or1k/tags/rel_5/or1200
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8134d 06h /or1k/tags/rel_5/or1200
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8134d 07h /or1k/tags/rel_5/or1200
776 Updated defines. lampret 8134d 07h /or1k/tags/rel_5/or1200
775 Optimized cache controller FSM. lampret 8134d 07h /or1k/tags/rel_5/or1200
774 Removed old files. lampret 8134d 07h /or1k/tags/rel_5/or1200
737 Added alternative for critical path in DU. lampret 8149d 01h /or1k/tags/rel_5/or1200
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8152d 00h /or1k/tags/rel_5/or1200
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8152d 00h /or1k/tags/rel_5/or1200
668 Lapsus fixed. simons 8176d 10h /or1k/tags/rel_5/or1200
663 No longer using async rst as sync reset for the counter. lampret 8179d 00h /or1k/tags/rel_5/or1200

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.