OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9/] - Rev 1007

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1007 Import ivang 7995d 02h /or1k/tags/rel_9
1006 Import ivang 7995d 02h /or1k/tags/rel_9
1005 Import ivang 7995d 03h /or1k/tags/rel_9
1004 Now every ramdisk image should have init program. simons 7995d 11h /or1k/tags/rel_9
1003 cuc temporary files are deleted upon exiting markom 7995d 11h /or1k/tags/rel_9
1002 Now every ramdisk image should have init program. simons 7995d 11h /or1k/tags/rel_9
1001 fixed load/store state machine verilog generation errors markom 7995d 11h /or1k/tags/rel_9
1000 IC/DC cache enable routines fixed. simons 7995d 12h /or1k/tags/rel_9
999 Now every ramdisk image should have init program. simons 7995d 13h /or1k/tags/rel_9
998 added missing fout initialization markom 7995d 14h /or1k/tags/rel_9
997 PRINTF should be used instead of printf; command redirection repaired markom 7995d 15h /or1k/tags/rel_9
996 some minor bugs fixed markom 7996d 14h /or1k/tags/rel_9
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7996d 22h /or1k/tags/rel_9
993 Fixed IMMU bug. lampret 7996d 22h /or1k/tags/rel_9
992 A bug when cache enabled and bus error comes fixed. simons 7997d 07h /or1k/tags/rel_9
991 Different memory controller. simons 7997d 07h /or1k/tags/rel_9
990 Test is now complete. simons 7997d 07h /or1k/tags/rel_9
989 c++ is making problems so, for now, it is excluded. simons 7998d 15h /or1k/tags/rel_9
988 ORP architecture supported. simons 7999d 06h /or1k/tags/rel_9
987 ORP architecture supported. simons 7999d 14h /or1k/tags/rel_9

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.