URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cache/] - Rev 1780

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1765		root	5587d 21h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1611	This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'.		6788d 06h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1576	configure updates	phoenix	6846d 21h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1557	Fix most warnings issued by gcc4	nogj	6870d 11h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1555	* Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell. * Changed code to use log2_int() instead of log2(), which is also a builtin library function (fixes compile on gcc4). * Moved is_power2() from sim-config.c to misc.c.	nogj	6870d 11h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1506	* Remove very slow {set,test}sprbit{,s} functions. * Remove uses of getsprbits in time critical functions.	nogj	6937d 08h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1486	* Seporate out the code used for handling the memory peripheral to peripheral/memory.c * Mostly decouple the memory controller from the internals of the memory handling. * Rewrite memory handling to be more linear and thus much faster. * Issue a bus error on read/write with invalid granularity.	nogj	6980d 09h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1432	Collect most of the cpu state variables in a structure (cpu_state)	nogj	7028d 04h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1406	Fix the declaration of `sec' in reg_ic_sec	nogj	7028d 04h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1404	Move the function of ic_clock() to mtspr() and remove it	nogj	7028d 04h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1402	Do what dc_clock() did in mtspr() and remove it	nogj	7028d 04h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1386	Rework exception handling	nogj	7034d 08h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1382	Nir Mor: Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.	nogj	7043d 08h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1376	aclocal && autoconf && automake	phoenix	7062d 08h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1358	Modularise config file parseing. Paving the way for further modularisation.	nogj	7068d 23h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7078d 02h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1344	* Avoid doing a store in every instruction executed by storeing the instruction function unit in or32_opcodes	nogj	7091d 06h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1308	Gyorgy Jeney: extensive cleanup	phoenix	7282d 21h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1249	Downgrading back to automake-1.4	lampret	7447d 21h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache
1117	Ignore generated files for CVS purposes	sfurman	7790d 21h	/or1k/tags/stable_0_2_0_rc2/or1ksim/cache

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cache/] - Rev 1780

Filtering Options