OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [or1k/] - Rev 1342

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7128d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1341 Mark wich operand is the destination operand in the architechture definition nogj 7128d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1338 l.ff1 instruction added andreje 7144d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7231d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1316 added a warning phoenix 7249d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7249d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1308 Gyorgy Jeney: extensive cleanup phoenix 7319d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1302 compile fix (remove const) phoenix 7337d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1263 simprintf now uses stack vargs -- same as printf markom 7435d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1256 page size is 8192 on or32 phoenix 7475d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1249 Downgrading back to automake-1.4 lampret 7484d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7487d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7571d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1202 at exception print insn number to ease debugging phoenix 7571d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1169 Added support for l.addc instruction. csanchez 7703d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1117 Ignore generated files for CVS purposes sfurman 7827d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1106 Cache invalidate bug fixed again (it was ok before). simons 7908d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1097 Cache invalidate bug fixed. simons 7914d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7921d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k
1025 PRINTF/printf mess fixed. simons 8003d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.