OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [testbench/] [Makefile.in] - Rev 970

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
970 Testbench is now running on ORP architecture platform. simons 8005d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
889 Modified Ethernet model. ivang 8039d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
802 Cache and tick timer tests fixed. simons 8137d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
664 very simple PS/2 keyboard model with associated test added markom 8189d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
645 simple frame buffer peripheral with test added markom 8196d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
621 Cache test works on hardware. simons 8204d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8207d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8211d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
576 some risc test added markom 8217d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
574 fixed some tests to work markom 8217d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8224d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
516 except test files renamed markom 8228d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
493 --enable-opt switch added to testbench configure markom 8242d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8244d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
478 Started adding acv_gpio testbench erez 8244d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
460 excpt test removed except test added. simons 8246d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
451 each test should define its own LDFLAGS markom 8249d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8252d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
413 some section changes markom 8256d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
410 MMU test added. simons 8257d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.