OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 441

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
441 Two instructions removed from reset wrapper to save space. simons 8249d 11h /or1k/tags/stable_0_2_0_rc3
440 Changed VAPI device ID in log file to 16 bits erez 8249d 11h /or1k/tags/stable_0_2_0_rc3
439 Added "fake" JTAG proxy log to vapi log file erez 8249d 11h /or1k/tags/stable_0_2_0_rc3
438 ITLB -> DTLB lapsus fixed. simons 8249d 11h /or1k/tags/stable_0_2_0_rc3
437 When lsu instruction produce exception registers are preserved. simons 8249d 11h /or1k/tags/stable_0_2_0_rc3
436 Copying from flash to ram only when there is 0xff on address 0. simons 8249d 11h /or1k/tags/stable_0_2_0_rc3
435 Initial revision. simons 8249d 14h /or1k/tags/stable_0_2_0_rc3
434 isblank changed to isspace markom 8249d 17h /or1k/tags/stable_0_2_0_rc3
433 clkcycle parameter added to configuration markom 8249d 17h /or1k/tags/stable_0_2_0_rc3
432 added missing basic.S file markom 8249d 17h /or1k/tags/stable_0_2_0_rc3
431 stepping over breakpoint added markom 8249d 18h /or1k/tags/stable_0_2_0_rc3
430 dpfault and ipfault exceptions implemented markom 8250d 10h /or1k/tags/stable_0_2_0_rc3
429 cache configuration added markom 8250d 11h /or1k/tags/stable_0_2_0_rc3
428 cache configuration added markom 8250d 11h /or1k/tags/stable_0_2_0_rc3
427 memory_table status output; some bugs fixed in configuration loading markom 8250d 12h /or1k/tags/stable_0_2_0_rc3
426 memory logging added markom 8250d 12h /or1k/tags/stable_0_2_0_rc3
425 immu and dmmu configurations added markom 8250d 13h /or1k/tags/stable_0_2_0_rc3
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8250d 15h /or1k/tags/stable_0_2_0_rc3
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8251d 10h /or1k/tags/stable_0_2_0_rc3
422 Data section is put to flash when loading. simons 8251d 13h /or1k/tags/stable_0_2_0_rc3

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.