OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 1341

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1341 Mark wich operand is the destination operand in the architechture definition nogj 7161d 16h /or1k/trunk
1339 revert to the old l.sfxxi behavior phoenix 7175d 18h /or1k/trunk
1338 l.ff1 instruction added andreje 7177d 13h /or1k/trunk
1337 du_hwbkpt disabled when debug unit not implemented andreje 7181d 19h /or1k/trunk
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7181d 19h /or1k/trunk
1335 flag for l.cmov instruction added andreje 7181d 19h /or1k/trunk
1334 l.ff1 and l.cmov instructions added andreje 7181d 20h /or1k/trunk
1333 gcc 3.4 compile fix phoenix 7192d 14h /or1k/trunk
1332 gcc 3.4.3 compile fix phoenix 7196d 08h /or1k/trunk
1331 jtag bugfix phoenix 7201d 07h /or1k/trunk
1330 jtag bugfix phoenix 7201d 08h /or1k/trunk
1329 Synplify synthesis script first import jcastillo 7205d 18h /or1k/trunk
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7206d 12h /or1k/trunk
1325 Initial import of uClibc-0.9.26 phoenix 7237d 06h /or1k/trunk
1324 memory access functions fixes phoenix 7259d 06h /or1k/trunk
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7260d 13h /or1k/trunk
1322 Christian Krauses bugfixes phoenix 7261d 15h /or1k/trunk
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7263d 06h /or1k/trunk
1320 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7265d 06h /or1k/trunk
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7265d 06h /or1k/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.