OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 207

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8324d 06h /or1k/trunk
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8324d 07h /or1k/trunk
205 Adding debug capabilities. Half done. lampret 8328d 10h /or1k/trunk
204 Added function prototypes to stop gcc from complaining erez 8331d 02h /or1k/trunk
203 Updated from xess branch. lampret 8332d 15h /or1k/trunk
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8337d 22h /or1k/trunk
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8337d 23h /or1k/trunk
200 Initial import simons 8341d 06h /or1k/trunk
199 Initial import simons 8341d 07h /or1k/trunk
198 Moved from testbench.old simons 8343d 18h /or1k/trunk
197 This is not used any more. simons 8343d 18h /or1k/trunk
196 Configuration SPRs added. simons 8343d 18h /or1k/trunk
195 New test added. simons 8343d 18h /or1k/trunk
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8344d 02h /or1k/trunk
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8344d 03h /or1k/trunk
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8344d 12h /or1k/trunk
191 Added UART jitter var to sim config chris 8345d 08h /or1k/trunk
190 Added jitter initialization chris 8345d 08h /or1k/trunk
189 fixed mode handling for tick facility chris 8345d 08h /or1k/trunk
188 fixed PIC interrupt controller chris 8345d 08h /or1k/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.