OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32] - Rev 1442

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7045d 20h /or1k/trunk/or1ksim/cpu/or32
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7045d 20h /or1k/trunk/or1ksim/cpu/or32
1438 NOP_REPORT should report numbers in hex not decimal nogj 7045d 20h /or1k/trunk/or1ksim/cpu/or32
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7045d 20h /or1k/trunk/or1ksim/cpu/or32
1430 Log SPR_SR in the execution log nogj 7045d 20h /or1k/trunk/or1ksim/cpu/or32
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7045d 20h /or1k/trunk/or1ksim/cpu/or32
1386 Rework exception handling nogj 7052d 00h /or1k/trunk/or1ksim/cpu/or32
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7061d 00h /or1k/trunk/or1ksim/cpu/or32
1376 aclocal && autoconf && automake phoenix 7080d 00h /or1k/trunk/or1ksim/cpu/or32
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7086d 15h /or1k/trunk/or1ksim/cpu/or32
1352 Optimise execution history tracking nogj 7095d 18h /or1k/trunk/or1ksim/cpu/or32
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7095d 19h /or1k/trunk/or1ksim/cpu/or32
1346 Remove the global op structure nogj 7108d 22h /or1k/trunk/or1ksim/cpu/or32
1345 Fix out-of-tree builds nogj 7108d 22h /or1k/trunk/or1ksim/cpu/or32
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7108d 22h /or1k/trunk/or1ksim/cpu/or32
1343 * Fix warnings in insnset.c and execute.c nogj 7108d 23h /or1k/trunk/or1ksim/cpu/or32
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7108d 23h /or1k/trunk/or1ksim/cpu/or32
1341 Mark wich operand is the destination operand in the architechture definition nogj 7108d 23h /or1k/trunk/or1ksim/cpu/or32
1338 l.ff1 instruction added andreje 7124d 21h /or1k/trunk/or1ksim/cpu/or32
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7210d 13h /or1k/trunk/or1ksim/cpu/or32

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.