OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] [bench/] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5581d 22h /pci/tags/rel_11/bench
127 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7507d 14h /pci/tags/rel_11/bench
122 mbist signals updated according to newest convention markom 7552d 21h /pci/tags/rel_11/bench
119 Added support for WB B3. Some testcases were updated. tadejm 7609d 09h /pci/tags/rel_11/bench
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7622d 14h /pci/tags/rel_11/bench
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7627d 12h /pci/tags/rel_11/bench
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7632d 22h /pci/tags/rel_11/bench
92 Update! mihad 7680d 03h /pci/tags/rel_11/bench
89 Burst 2 error fixed. mihad 7751d 18h /pci/tags/rel_11/bench
87 Updated acording to RTL changes. mihad 7769d 14h /pci/tags/rel_11/bench
81 Updated synchronization in top level fifo modules. mihad 7812d 08h /pci/tags/rel_11/bench
73 Bug fixes, testcases added. mihad 7821d 14h /pci/tags/rel_11/bench
69 Changed BIST signal names etc.. mihad 7913d 17h /pci/tags/rel_11/bench
66 Changed empty status generation in pciw_fifo_control.v mihad 7920d 18h /pci/tags/rel_11/bench
64 The testcase I just added in previous revision repaired mihad 7923d 18h /pci/tags/rel_11/bench
63 Added additional testcase and changed rst name in BIST to trst mihad 7923d 20h /pci/tags/rel_11/bench
62 Added BIST signals for RAMs. mihad 7926d 13h /pci/tags/rel_11/bench
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7939d 20h /pci/tags/rel_11/bench
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7973d 13h /pci/tags/rel_11/bench
52 Oops, never before noticed that OC header is missing mihad 7973d 21h /pci/tags/rel_11/bench

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.