OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] [sim/] - Rev 104

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7679d 21h /pci/tags/rel_11/sim
95 Removed this file, because it was too large - long download time. mihad 7726d 19h /pci/tags/rel_11/sim
92 Update! mihad 7727d 03h /pci/tags/rel_11/sim
81 Updated synchronization in top level fifo modules. mihad 7859d 07h /pci/tags/rel_11/sim
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7862d 12h /pci/tags/rel_11/sim
73 Bug fixes, testcases added. mihad 7868d 13h /pci/tags/rel_11/sim
72 *** empty log message *** mihad 7915d 17h /pci/tags/rel_11/sim
63 Added additional testcase and changed rst name in BIST to trst mihad 7970d 19h /pci/tags/rel_11/sim
62 Added BIST signals for RAMs. mihad 7973d 12h /pci/tags/rel_11/sim
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7981d 12h /pci/tags/rel_11/sim
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7981d 13h /pci/tags/rel_11/sim
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8020d 20h /pci/tags/rel_11/sim
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8023d 12h /pci/tags/rel_11/sim
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8029d 18h /pci/tags/rel_11/sim
42 Removed out of date files mihad 8041d 19h /pci/tags/rel_11/sim
30 Example of PCI testbench log file mihad 8201d 17h /pci/tags/rel_11/sim
27 Modified testbench and fixed some bugs mihad 8204d 12h /pci/tags/rel_11/sim
26 Modified testbench and fixed some bugs mihad 8204d 13h /pci/tags/rel_11/sim
22 Added short description for simulation running mihad 8222d 13h /pci/tags/rel_11/sim
20 *** empty log message *** mihad 8222d 14h /pci/tags/rel_11/sim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.