OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [rtl/] - Rev 104

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7652d 22h /pci/tags/rel_12/rtl
94 Changed one critical PCI bus signal logic. mihad 7699d 20h /pci/tags/rel_12/rtl
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7777d 17h /pci/tags/rel_12/rtl
86 Entered the option to disable no response counter in wb master. mihad 7789d 15h /pci/tags/rel_12/rtl
83 Cleaned up the code. No functional changes. mihad 7818d 12h /pci/tags/rel_12/rtl
81 Updated synchronization in top level fifo modules. mihad 7832d 08h /pci/tags/rel_12/rtl
79 Updated. mihad 7835d 13h /pci/tags/rel_12/rtl
78 Old files with wrong names removed. mihad 7835d 13h /pci/tags/rel_12/rtl
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7835d 13h /pci/tags/rel_12/rtl
73 Bug fixes, testcases added. mihad 7841d 14h /pci/tags/rel_12/rtl
72 *** empty log message *** mihad 7888d 18h /pci/tags/rel_12/rtl
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7896d 10h /pci/tags/rel_12/rtl
69 Changed BIST signal names etc.. mihad 7933d 17h /pci/tags/rel_12/rtl
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7937d 03h /pci/tags/rel_12/rtl
67 Changed BIST signals for RAMs. tadejm 7937d 07h /pci/tags/rel_12/rtl
66 Changed empty status generation in pciw_fifo_control.v mihad 7940d 18h /pci/tags/rel_12/rtl
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7943d 16h /pci/tags/rel_12/rtl
63 Added additional testcase and changed rst name in BIST to trst mihad 7943d 20h /pci/tags/rel_12/rtl
62 Added BIST signals for RAMs. mihad 7946d 13h /pci/tags/rel_12/rtl
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7954d 13h /pci/tags/rel_12/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.