URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] - Rev 154

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
154	New directory structure.	root	5553d 12h	/pci/tags/rel_3
74	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7793d 04h	/tags/rel_3
73	Bug fixes, testcases added.	mihad	7793d 04h	/trunk
72	* empty log message *	mihad	7840d 08h	/trunk
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7847d 23h	/trunk
69	Changed BIST signal names etc..	mihad	7885d 07h	/trunk
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7888d 16h	/trunk
67	Changed BIST signals for RAMs.	tadejm	7888d 21h	/trunk
66	Changed empty status generation in pciw_fifo_control.v	mihad	7892d 08h	/trunk
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7895d 06h	/trunk
64	The testcase I just added in previous revision repaired	mihad	7895d 08h	/trunk
63	Added additional testcase and changed rst name in BIST to trst	mihad	7895d 10h	/trunk
62	Added BIST signals for RAMs.	mihad	7898d 03h	/trunk
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7906d 03h	/trunk
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7906d 04h	/trunk
58	Removed all logic from asynchronous reset network	mihad	7911d 04h	/trunk
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7911d 10h	/trunk
56	Number of state bits define was removed	mihad	7912d 01h	/trunk
55	Changed state machine encoding to true one-hot	mihad	7912d 01h	/trunk
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7945d 03h	/trunk

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] - Rev 154

Filtering Options