OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 64

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 The testcase I just added in previous revision repaired mihad 7972d 10h /pci/tags/rel_7
63 Added additional testcase and changed rst name in BIST to trst mihad 7972d 12h /pci/tags/rel_7
62 Added BIST signals for RAMs. mihad 7975d 05h /pci/tags/rel_7
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7983d 05h /pci/tags/rel_7
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7983d 06h /pci/tags/rel_7
58 Removed all logic from asynchronous reset network mihad 7988d 06h /pci/tags/rel_7
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7988d 12h /pci/tags/rel_7
56 Number of state bits define was removed mihad 7989d 03h /pci/tags/rel_7
55 Changed state machine encoding to true one-hot mihad 7989d 03h /pci/tags/rel_7
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 8022d 05h /pci/tags/rel_7
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8022d 09h /pci/tags/rel_7
52 Oops, never before noticed that OC header is missing mihad 8022d 13h /pci/tags/rel_7
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8022d 13h /pci/tags/rel_7
50 Got rid of undef directives mihad 8025d 05h /pci/tags/rel_7
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8025d 05h /pci/tags/rel_7
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8025d 05h /pci/tags/rel_7
47 Known issues repaired mihad 8025d 11h /pci/tags/rel_7
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8030d 05h /pci/tags/rel_7
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8031d 11h /pci/tags/rel_7
44 Added for testing of Configuration Cycles Type 1 mihad 8031d 11h /pci/tags/rel_7

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.