OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] - Rev 337

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
337 Initial attempt at a cache rhoads 5735d 17h /plasma/trunk/vhdl
335 Use enable signal for byte_we rhoads 5777d 11h /plasma/trunk/vhdl
334 Short time for averaging read signal for 12.5 MHz case rhoads 5787d 11h /plasma/trunk/vhdl
333 Updated Altera lpm_ram_dp usage for Cyclone FPGAs rhoads 5787d 11h /plasma/trunk/vhdl
332 Updated Altera lpm_ram_dp rhoads 5787d 11h /plasma/trunk/vhdl
331 Commented out unconnected signals rhoads 5848d 11h /plasma/trunk/vhdl
329 Fix interrupt line comment rhoads 5939d 10h /plasma/trunk/vhdl
288 Added Ethernet MAC with DMA rhoads 6066d 09h /plasma/trunk/vhdl
287 Added ethernet and flash control rhoads 6066d 09h /plasma/trunk/vhdl
286 Added eth_dma rhoads 6066d 09h /plasma/trunk/vhdl
285 Added eth_dma rhoads 6066d 11h /plasma/trunk/vhdl
284 Removed unsupported branch likely opcodes rhoads 6066d 11h /plasma/trunk/vhdl
280 Fix comment rhoads 6083d 09h /plasma/trunk/vhdl
279 Expand read buffer size to two characters rhoads 6083d 09h /plasma/trunk/vhdl
278 Fix refresh bug rhoads 6083d 09h /plasma/trunk/vhdl
273 For DDR support rhoads 6104d 22h /plasma/trunk/vhdl
265 Changed write_byte_enable to byte_we rhoads 6109d 19h /plasma/trunk/vhdl
264 Latch address and byte_we in mem_ctrl.vhd rhoads 6109d 19h /plasma/trunk/vhdl
263 Changed write_byte_enable to byte_we rhoads 6109d 19h /plasma/trunk/vhdl
262 Changed comment rhoads 6109d 19h /plasma/trunk/vhdl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.