OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [trunk/] - Rev 55

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 routi CKO to t400_core arniml 6609d 23h /t400/trunk
54 use to_X01 for primary input bus arniml 6609d 23h /t400/trunk
53 use to_X01 for G input arniml 6609d 23h /t400/trunk
52 + reset neg_edge flip-flops to '1'
-> after por, a 1-to-0 edge is required to trigger the latches initially
+ use to_X01
arniml 6609d 23h /t400/trunk
51 initial check-in arniml 6609d 23h /t400/trunk
50 initial check-in arniml 6610d 01h /t400/trunk
49 io_in added arniml 6611d 00h /t400/trunk
48 instructions ININ and INIL implemented arniml 6611d 00h /t400/trunk
47 simplify ININ/INIL instruction support arniml 6611d 00h /t400/trunk
46 operations for IN port added arniml 6611d 00h /t400/trunk
45 initial check-in arniml 6611d 00h /t400/trunk
44 new dependency for t400_alu arniml 6611d 02h /t400/trunk
43 route cko to ALU for INIL instruction arniml 6611d 03h /t400/trunk
42 add note about INL verification arniml 6611d 07h /t400/trunk
41 initial check-in arniml 6611d 21h /t400/trunk
40 initial check-in arniml 6612d 06h /t400/trunk
39 select CK divide by 8 arniml 6612d 21h /t400/trunk
38 timer module added arniml 6612d 21h /t400/trunk
37 timer module included arniml 6612d 22h /t400/trunk
36 skip-on-timer implemented arniml 6612d 22h /t400/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.