OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [rtl/] - Rev 312

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5604d 10h /t48/tags/rel_0_1_beta/rtl
251 This commit was manufactured by cvs2svn to create tag 'rel_0_1_beta'. 6574d 19h /t48/tags/rel_0_1_beta/rtl
86 update notice about expander port instructions arniml 7378d 08h /t48/tags/rel_0_1_beta/rtl
78 adjust external timing of BUS arniml 7384d 04h /t48/tags/rel_0_1_beta/rtl
77 move from std_logic_arith to numeric_std arniml 7384d 20h /t48/tags/rel_0_1_beta/rtl
73 removed dummy_s - workaround not longer needed for GHDL 0.11.1 arniml 7385d 08h /t48/tags/rel_0_1_beta/rtl
72 removed superfluous signal from sensitivity list arniml 7385d 09h /t48/tags/rel_0_1_beta/rtl
66 add temporary workaround for GHDL 0.11 arniml 7391d 01h /t48/tags/rel_0_1_beta/rtl
65 clean up sensitivity list arniml 7391d 01h /t48/tags/rel_0_1_beta/rtl
64 + enhance instruction strobe generation
+ rework address output under EA=1 conditions		 arniml 7391d 01h /t48/tags/rel_0_1_beta/rtl
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset		 arniml 7391d 01h /t48/tags/rel_0_1_beta/rtl
62 initial check-in arniml 7391d 01h /t48/tags/rel_0_1_beta/rtl
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls		 arniml 7393d 22h /t48/tags/rel_0_1_beta/rtl
59 increment prescaler with MSTATE4 arniml 7393d 22h /t48/tags/rel_0_1_beta/rtl
54 - add tb_istrobe_s arniml 7394d 23h /t48/tags/rel_0_1_beta/rtl
53 make istrobe visible through testbench package arniml 7394d 23h /t48/tags/rel_0_1_beta/rtl
45 remove unused signals arniml 7401d 22h /t48/tags/rel_0_1_beta/rtl
44 default assignment for aux_carry_o arniml 7401d 23h /t48/tags/rel_0_1_beta/rtl
43 fix sensitivity list arniml 7403d 00h /t48/tags/rel_0_1_beta/rtl
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7403d 02h /t48/tags/rel_0_1_beta/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.