OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] - Rev 329

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5601d 10h /t48/tags/rel_0_6_beta
258 This commit was manufactured by cvs2svn to create tag 'rel_0_6_beta'. 6571d 19h /tags/rel_0_6_beta
193 iManual arniml 6842d 12h /trunk
192 update list for Wishbone toplevel arniml 6842d 23h /trunk
191 preliminary version 0.2 arniml 6843d 02h /trunk
190 finalize change log for release 0.6 beta arniml 6843d 20h /trunk
189 add bug report
"Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"		 arniml 6874d 22h /trunk
188 move check for int_pending_s into ea_i_='0' branch
this fixes a glitch on PCH when an interrutp occurs
during external program memory fetch		 arniml 6874d 23h /trunk
187 Fix bug reports:
"Target address of JMP to Program Memory Bank 1 corrupted by interrupt"
"Return address of CALL to Program Memory Bank 1 corrupted by interrupt"
int_in_progress_o was active one cycle before int_pending_o is
asserted. this confused the mb multiplexer which determines the state of
the memory bank selection flag		 arniml 6874d 23h /trunk
186 update to version 0.2 arniml 6876d 00h /trunk
185 initial check-in arniml 6880d 22h /trunk
184 initial check-in arniml 6880d 23h /trunk
183 fix missing assignment to outclock arniml 6881d 02h /trunk
182 intermediate version arniml 6961d 01h /trunk
181 fix typo arniml 6961d 04h /trunk
180 introduce prefix 't48_' for wb_master entity and configuration arniml 6969d 09h /trunk
179 introduce prefix 't48_' for all packages, entities and configurations arniml 6969d 10h /trunk
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'		 arniml 6970d 21h /trunk
177 Implement db_dir_o glitch-safe arniml 6970d 22h /trunk
176 Use en_clk_i instead of xtal3_s for generation of external signals.
This is required when the core runs with full xtal clock instead
of xtal/3 (xtal_div_3_g = 0).		 arniml 6970d 22h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.