OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 210

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
210 entity changes for P2 low impedance marker issue arniml 6829d 00h /t48/tags/rel_1_1
209 entity changes for P2 low impedance issue arniml 6829d 00h /t48/tags/rel_1_1
208 wire signals for P2 low impeddance marker issue arniml 6829d 00h /t48/tags/rel_1_1
207 entity changes for P2 low impedance trigger issue arniml 6829d 00h /t48/tags/rel_1_1
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads		 arniml 6829d 00h /t48/tags/rel_1_1
205 operate ale_q and int_q with xtal_i after shift of ALE assertion to XTAL3 arniml 6829d 00h /t48/tags/rel_1_1
204 * suppress p2_output_pch_o when p2_output_exp is active
* wire xtal_i to interrupt module		 arniml 6829d 00h /t48/tags/rel_1_1
203 * shift assertion of ALE and PROG to xtal3
* correct change of revision 1.8		 arniml 6829d 00h /t48/tags/rel_1_1
202 fix address assignment arniml 6829d 00h /t48/tags/rel_1_1
201 split low impedance markers for P2 arniml 6829d 00h /t48/tags/rel_1_1
200 add check for
tCP: Port Control Setup to PROG'		 arniml 6829d 00h /t48/tags/rel_1_1
199 initial check-in arniml 6829d 00h /t48/tags/rel_1_1
198 fix package dependencies arniml 6829d 04h /t48/tags/rel_1_1
197 preliminary version 0.3 arniml 6830d 07h /t48/tags/rel_1_1
196 update to version 0.3 arniml 6830d 08h /t48/tags/rel_1_1
195 Suppress assertion of bus_read_bus_s when interrupt is pending.
This should fix bug report
"PROBLEM WHEN INT AND JMP"		 arniml 6830d 11h /t48/tags/rel_1_1
194 initial check-in arniml 6830d 11h /t48/tags/rel_1_1
193 iManual arniml 6845d 13h /t48/tags/rel_1_1
192 update list for Wishbone toplevel arniml 6846d 00h /t48/tags/rel_1_1
191 preliminary version 0.2 arniml 6846d 03h /t48/tags/rel_1_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.