OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk] - Rev 92

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Added responder to top level, beginning of support for ihex load ghutchis 5330d 10h /tv80/trunk
91 Preliminary support for SystemC/Verilator environment ghutchis 5330d 12h /tv80/trunk
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5330d 13h /tv80/trunk
89 RTL and environment fixes for nmi bug ghutchis 5350d 16h /tv80/trunk
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5352d 06h /tv80/trunk
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5367d 14h /tv80/trunk
84 New directory structure. root 5591d 02h /tv80/trunk
83 Some fixes from Guy-- replace case with casex. hharte 5664d 08h /trunk
82 Clean up spacing hharte 5674d 04h /trunk
81 Initial version of TV80 Wishbone Wrapper hharte 5674d 04h /trunk
80 Misc. code clean-up on mcode to make code smaller and (hopefully)
more readable.
ghutchis 6773d 16h /trunk
79 Added JR self-checking test ghutchis 6773d 17h /trunk
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 6816d 18h /trunk
77 Added back files lost after server crash ghutchis 6848d 12h /trunk
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.
ghutchis 6927d 18h /trunk
74 Changed default for T2Write to be 1, to match expected behavior for
most users.
ghutchis 6927d 19h /trunk
73 Added RC4 encrypt/decrypt test ghutchis 6939d 14h /trunk
72 Added copyright header ghutchis 6939d 14h /trunk
71 Ported UART from T80 ghutchis 7000d 18h /trunk
70 Added test for T16450 UART ghutchis 7051d 13h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.