OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] - Rev 23

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 Working on uart_control refactoring leonardoaraujo.santos 4445d 09h /uart_block
22 Refactoring the uart_control leonardoaraujo.santos 4445d 12h /uart_block
21 Preparing to rewrite uart_control, adding pin to indicate data available at the RX leonardoaraujo.santos 4445d 19h /uart_block
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4446d 02h /uart_block
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4446d 03h /uart_block
18 sdsd leonardoaraujo.santos 4446d 10h /uart_block
17 Working on slave testbench and fixing some bugs leonardoaraujo.santos 4446d 11h /uart_block
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4446d 11h /uart_block
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4446d 13h /uart_block
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4447d 08h /uart_block
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4447d 09h /uart_block
12 Working on the communication blocks leonardoaraujo.santos 4447d 10h /uart_block
11 Adding uart_communication_block leonardoaraujo.santos 4447d 13h /uart_block
10 Working on the control unit part leonardoaraujo.santos 4447d 17h /uart_block
9 Adding Control unit for uart block leonardoaraujo.santos 4448d 04h /uart_block
8 Solving some bugs in baud_generator.vhd leonardoaraujo.santos 4448d 15h /uart_block
7 Remember to clean project files leonardoaraujo.santos 4449d 11h /uart_block
6 Adding baud generator leonardoaraujo.santos 4449d 12h /uart_block
5 Adding sequential division (32 cycles per 32 bit word) leonardoaraujo.santos 4454d 13h /uart_block
4 Working on receiver leonardoaraujo.santos 4456d 13h /uart_block

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.