OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 892

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
892 This commit was manufactured by cvs2svn to create tag 'ats-stable'. 7994d 07h /
891 eth_ledc not positioned correctly. Fixed. mohor 7994d 07h /
890 Ethernet RXD pins were not positioned correctly. mohor 7994d 07h /
889 Modified Ethernet model. ivang 7994d 12h /
888 LCD 320x240 configuration added. simons 7995d 05h /
887 Some additional instructions fixes. simons 7995d 15h /
886 MMU registers reserved fields protected from writing. simons 7996d 14h /
885 Some incorrect instructions fixed. simons 7996d 17h /
884 code cleaning - a lot of global variables moved to runtime struct markom 7996d 20h /
883 cuc updated, cuc prompt parsing; CSM analysis markom 7997d 15h /
882 Routine for adjusting read and write delay for devices added. simons 7999d 18h /
881 Normally uart rx and tx files should be in the current folder. mohor 8000d 10h /
880 Library should not be erased during clean. mohor 8000d 11h /
879 Initial version of OpenRISC Custom Unit Compiler added markom 8002d 14h /
878 first release of atabug rherveille 8004d 07h /
877 ata beta release rherveille 8004d 07h /
876 Beta release of ATA simulation rherveille 8004d 08h /
875 libgcc is moved here to avoid the mess with the folders. simons 8004d 20h /
874 Command for displaying trace buffer added. simons 8012d 14h /
873 There is a problem with CRC generation, it has to be fixed in the future. simons 8023d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.