OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 344

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8300d 02h /
343 Small touches to test programs erez 8300d 04h /
342 added exception vectors to support and modified section names markom 8301d 01h /
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8301d 03h /
340 Added hpint vector lampret 8301d 04h /
339 Added setpc test lampret 8301d 04h /
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8301d 04h /
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8301d 04h /
336 VAPI works markom 8301d 23h /
335 some small bugs fixed markom 8302d 00h /
334 removed vapi client file markom 8302d 03h /
333 small bug fixed markom 8302d 06h /
332 removed fixed irq numbering from pic.h; tick timer section added markom 8302d 06h /
331 dependecy is required by history analisis markom 8302d 07h /
330 Cache test lampret 8302d 10h /
329 Now using macros from spr_defs.h lampret 8302d 10h /
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8302d 12h /
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8302d 12h /
326 More realistic default cache type. lampret 8302d 12h /
325 minor ethernet testbench modifications erez 8303d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.