OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] - Rev 47

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 New directory structure. root 5567d 21h /
46 Made some bugfixes andreas 6855d 14h /
45 Fixed loopback break generation jesus 7856d 17h /
44 Added some missing features and fixed baud rate generator jesus 7857d 06h /
43 *** empty log message *** jesus 7865d 17h /
42 Fixed bus req/ack cycle jesus 7865d 17h /
41 Removed UNISIM library jesus 7865d 18h /
40 Cleanup jesus 7865d 18h /
39 Added -n option and component declaration jesus 7893d 15h /
38 Added Leonardo .ucf generation jesus 7893d 15h /
37 Changed to single register file jesus 7893d 18h /
36 Added component declaration jesus 7893d 18h /
35 Release 0242 jesus 7900d 06h /
34 Updated for ISE 5.1 jesus 7900d 11h /
33 Fixed typo jesus 7910d 03h /
32 Fixed for ISE 5.1 jesus 7910d 03h /
31 Fixed generic name error jesus 7913d 05h /
30 Changed to xilinx specific RAM jesus 7919d 05h /
29 Fixed (IX/IY+d) timing and added all GB op-codes jesus 7919d 05h /
28 Adapted for zxgate jesus 7920d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.