OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 77

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 8164d 16h /
76 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 8164d 16h /
75 Endian define added. Big Byte Endian is selected by default. mohor 8164d 16h /
74 tf_overrun signal was disabled since it was not used gorban 8169d 17h /
73 major bug in 32-bit mode that prevented register access fixed. gorban 8176d 16h /
72 UART PHY added. Files are fully operational, working on HW. mohor 8190d 00h /
71 Removed confusing comment gorban 8201d 13h /
70 tf_pop was too wide. Now it is only 1 clk cycle width. mohor 8206d 21h /
69 More than one character was stored in case of break. End of the break
was not detected correctly.		 mohor 8215d 12h /
68 lsr[7] was not showing overrun errors. mohor 8218d 19h /
67 Missing declaration of rf_push_q fixed. mohor 8225d 19h /
66 rx push changed to be only one cycle wide. mohor 8225d 19h /
65 Warnings fixed (unused signals removed). mohor 8227d 00h /
64 Warnings cleared. mohor 8227d 01h /
63 Synplicity was having troubles with the comment. mohor 8227d 01h /
62 Bug that was entered in the last update fixed (rx state machine). mohor 8228d 00h /
61 overrun signal was moved to separate block because many sequential lsr
reads were preventing data from being written to rx fifo.
underrun signal was not used and was removed from the project.		 mohor 8228d 18h /
60 Things related to msr register changed. After THRE IRQ occurs, and one
character is written to the transmit fifo, the detection of the THRE bit in the
LSR is delayed for one character time.		 mohor 8228d 23h /
59 MSR register fixed. mohor 8231d 19h /
58 After reset modem status register MSR should be reset. mohor 8231d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.