OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 68

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Generate VMEM instead of HEX dumps of programme. sybreon 6081d 01h /
67 Minor simulation fixes. sybreon 6083d 00h /
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6084d 22h /
65 Fixed minor typo causing synthesis failure. sybreon 6086d 11h /
64 Fixed minor interrupt test typo. sybreon 6086d 20h /
63 Fixed interrupt signal synchronisation. sybreon 6086d 20h /
62 Fixed minor typo. sybreon 6086d 21h /
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6086d 22h /
60 Added interrupt test routine. sybreon 6086d 22h /
59 Added posedge/negedge bus interface.
Modified interrupt test system.
sybreon 6086d 22h /
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6087d 20h /
57 Updated documentation to EDK32 version. sybreon 6089d 22h /
56 Parameterised optional components into aeMB_xecu.v sybreon 6090d 20h /
55 Upgraded license to LGPLv3.
Significant performance optimisations.
sybreon 6091d 03h /
54 Added some compilation optimisations. sybreon 6091d 23h /
53 Added GET/PUT support through a FSL bus. sybreon 6091d 23h /
52 Added log output to iverilog.log sybreon 6091d 23h /
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6093d 02h /
50 Parameterised optional components. sybreon 6093d 06h /
49 Added random seed for simulation. sybreon 6096d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.