OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] - Rev 10

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 add shared ram functions to system.h file alirezamonemi 3777d 00h /
9 update bus_addr_cmp.v file alirezamonemi 3778d 04h /
8 update define.v alirezamonemi 3780d 03h /
7 add timer,gpio,interrupt controller. alirezamonemi 3781d 22h /
6 remove sram.v alirezamonemi 3783d 02h /
5 added torus topology and minimal routing alirezamonemi 3807d 00h /
4 added torus topology and minimal routing alirezamonemi 3807d 00h /
3 added torus topology and minimal routing alirezamonemi 3807d 00h /
2 First Upload with Alireza alirezamonemi 3810d 00h /
1 The project and the structure was created root 3820d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.