OpenCores
URL https://opencores.org/ocsvn/common/common/trunk

Subversion Repositories common

[/] - Rev 18

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 no message bbeaver 8286d 20h /
17 Fixed link to specification_template.dot lampret 8287d 04h /
16 Added updated opencores coding guidelines. Added ver_plan.pdf and Specification template for Word. lampret 8287d 05h /
15 no message bbeaver 8307d 02h /
14 adding beginning LPM files bbeaver 8318d 22h /
13 This commit was manufactured by cvs2svn to create tag 'initial'. 8324d 22h /
12 Major cleanup.
Files are now compliant to Altera & Xilinx memories.
Memories are now compatible, i.e. drop-in replacements.
Added synthesizeable generic FPGA description.
Created "generic_memories" cvs entry.
rherveille 8324d 22h /
11 no message bbeaver 8331d 21h /
10 no message bbeaver 8331d 21h /
9 no message bbeaver 8335d 19h /
8 no message bbeaver 8335d 19h /
7 no message bbeaver 8335d 19h /
6 no message bbeaver 8335d 20h /
5 no message bbeaver 8335d 21h /
4 no message bbeaver 8335d 21h /
3 This commit was manufactured by cvs2svn to create tag 'arelease'. 8335d 22h /
2 no message bbeaver 8335d 22h /
1 Standard project directories initialized by cvs2svn. 8335d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.