OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 80

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 New version of the debug interface. Not finished, yet. mohor 7601d 21h /
79 This commit was manufactured by cvs2svn to create tag 'rev_11'. 7662d 17h /
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7662d 17h /
77 MBIST chain connection fixed. mohor 7662d 17h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7662d 19h /
75 Simulation files. mohor 7662d 19h /
74 Removed. mohor 7662d 19h /
73 CRC logic changed. mohor 7662d 19h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7665d 02h /
71 Mbist support added. simons 7665d 02h /
70 A pdf copy of existing doc document. simons 7672d 04h /
69 WBCNTL added, multiple CPU support described. simons 7692d 17h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7697d 21h /
67 Lower two address lines must be always zero. simons 7697d 21h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7698d 21h /
65 WB_CNTL register added, some syncronization fixes. simons 7698d 21h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7718d 22h /
63 Three more chains added for cpu debug access. simons 7718d 22h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7746d 21h /
61 Lapsus fixed. simons 7746d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.