URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 127

Rev	Log message	Author	Age	Path
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7999d 01h	/
126	InvalidSymbol generation changed.	mohor	7999d 02h	/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7999d 02h	/
124	Define ETH_MIIMODER_RST corrected to 0x00000400.	mohor	7999d 03h	/
123	This commit was manufactured by cvs2svn to create tag 'rel_1'.		8001d 03h	/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	8001d 03h	/
121	gsr added for use when ETH_XILINX_RAMB4 define is set.	mohor	8001d 03h	/
120	Unused files removed.	mohor	8001d 04h	/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	8001d 04h	/
118	ShiftEnded synchronization changed.	mohor	8004d 19h	/
117	Clock mrx_clk set to 2.5 MHz.	mohor	8005d 06h	/
116	Testing environment also includes traffic cop, memory interface and host interface.	mohor	8005d 06h	/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	8006d 04h	/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	8007d 01h	/
113	RxPointer bug fixed.	mohor	8013d 17h	/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	8014d 07h	/
111	Master state machine had a bug when switching from master write to master read.	mohor	8014d 20h	/
110	m_wb_cyc_o signal released after every single transfer.	mohor	8014d 23h	/
109	Comment removed.	mohor	8015d 00h	/
108	Testbench supports unaligned accesses.	mohor	8082d 09h	/