OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] - Rev 29

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 Added old uploaded documents to new repository. root 5693d 12h /
28 New directory structure. root 5693d 12h /
27 Initial release rherveille 8253d 22h /
26 Initial release rherveille 8253d 22h /
25 Initial release rherveille 8253d 22h /
24 *** empty log message *** rudi 8298d 00h /
23 *** empty log message *** rudi 8298d 00h /
22 Fixed several minor bugs, cleaned up the code further ... rudi 8298d 00h /
21 Updated Spec ... rudi 8304d 12h /
20 - Fixed combinatorial loops in synthesis
- Fixed byte select bug
rudi 8329d 08h /
19 *** empty log message *** rudi 8338d 07h /
18 - Made some changes not to expect clock during reset ... rudi 8339d 11h /
17 - Updated Documentation
- More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8351d 11h /
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8351d 11h /
15 Just minor test bench update, syncing all the files. rudi 8367d 13h /
14 Minor fixes to testbench ... rudi 8369d 12h /
13 Fixed Register reads
Tightened up timing for register rd/wr
rudi 8407d 10h /
12 Changed Reset to be active high and async. rudi 8417d 13h /
11 *** empty log message *** rudi 8431d 00h /
10 Fixed the TMS register setup to be tight and correct. rudi 8439d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.