URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 90

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
90	reverted changes from previous revision, updated AXI version with testbench	JonasDC	3996d 13h	/
89	updated vhdl files so now different clock frequencies are posible for the core and bus interface.	JonasDC	4060d 11h	/
88	small update on documentation, changed fault in axi control_reg	JonasDC	4066d 12h	/
87	updated documentation to version 1.4 core now supports the AXI4-Lite bus	JonasDC	4066d 13h	/
86	update on previous	JonasDC	4066d 13h	/
85	changed so that reset now also affects slave register	JonasDC	4066d 13h	/
84	AXI-Lite interface updated, now tested and verified on Xilinx FPGA renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS	JonasDC	4067d 22h	/
83	now using values from mod_sim_exp_pkg instead of direct entity	JonasDC	4069d 22h	/
82	added first version of axi-lite interface and testbench for basic axi-lite operations, now under test	JonasDC	4086d 18h	/
81	updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration	JonasDC	4086d 19h	/
80	renamed to version 1.1 to follow the versioning system	JonasDC	4096d 12h	/
79	Tag for version 1.3 (with new ram style	JonasDC	4096d 12h	/
78	updated documentation with new RAM style information	JonasDC	4096d 12h	/
77	found fault in code, now synthesizes normally	JonasDC	4102d 10h	/
76	testbench update	JonasDC	4104d 21h	/
75	made rw_address a vector of a fixed width	JonasDC	4104d 21h	/
74	removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented.	JonasDC	4107d 17h	/
73	updated plb interface, mem_style and device generics added	JonasDC	4108d 16h	/
72	deleted old resources	JonasDC	4109d 16h	/
71	added synthesis report for altera and xilinx for the new ram. added coregen sources for xilinx for primitive RAM	JonasDC	4109d 16h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 90

Filtering Options