OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 541

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
541 uC/OS-II port update - maintain cache settings in SR for new tasks. Thanks to contributor Stefan Kristiansson julius 4825d 20h /
540 Ensure the re-entrancy structure is re-initialized on restart. jeremybennett 4826d 17h /
539 newlib update - sync exception stack size define between crt0 and or1k-support library julius 4826d 23h /
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4833d 20h /
537 ORPSoC or1200 fix for l.rfe bug, and when multiply is disabled. julius 4834d 12h /
536 ORPSoC - removing duplicate ethmac toplevel file. julius 4838d 02h /
535 ORPSoC - adding sw tests for l.rfe julius 4839d 16h /
534 Some ABI updates (64-bit values in 32-bit registers, FP optional) yannv 4843d 22h /
533 First draft of 2011 review of OR1K architecture specification. yannv 4844d 02h /
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4844d 16h /
531 Quick fix to frame analysis bug which returned invalid frame ID at startup. jeremybennett 4845d 00h /
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE		 julius 4847d 01h /
529 or_debug_proxy updates julius 4850d 14h /
528 ORPSoC SPI flash programming link script bug fix julius 4852d 01h /
527 newlib-1.18.0 port update, name of support library header now or1k-support.h julius 4852d 15h /
526 uC/OS-II port fix for user interrupt handler julius 4852d 22h /
525 uC/OS-II port fix: account for redzone during task stack initialisation julius 4852d 22h /
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 4857d 18h /
523 Changes to -mnewlib is no longer needed with the or32-elf tool chain. jeremybennett 4858d 20h /
522 Miscellaneous tidy ups. jeremybennett 4860d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.