OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 68

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Fixed up a couple of Makefile things in ORPSoCv2 julius 5290d 13h /
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5290d 15h /
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5310d 14h /
65 ORPSoCv2 update: or1200_defines DVRDCR value, verilog testbench uart decoder fix julius 5314d 20h /
64 Trying to fix the system c model jtagsc.h checkout problem, also removed dependency generation in the system c modules makefile. julius 5317d 15h /
63 Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores. julius 5327d 12h /
62 This material is part of the separate website downloads directory. jeremybennett 5338d 15h /
61 The build directory should not be part of the SVN configuration. jeremybennett 5338d 15h /
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5345d 09h /
59 Toolchain install script gcc patch change and gdb configure change julius 5366d 09h /
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5369d 08h /
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5374d 12h /
56 adding generic pll model to orpsoc julius 5382d 14h /
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5385d 04h /
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5395d 11h /
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5413d 12h /
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5414d 08h /
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5428d 10h /
50 Adding or32_funcs.S julius 5428d 14h /
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5447d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.