OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1481

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7144d 09h /
1480 Kill the sim on the second ctrl-c nogj 7144d 09h /
1479 The `break' and `stall' commands don't work correctly in the recompiler (yet) nogj 7144d 09h /
1478 Move a TRACE such that it is displayed when except handle does not return nogj 7144d 09h /
1477 Fix typo such that the vga peripheral may be disabled nogj 7144d 09h /
1476 Change the wording of error messages to more acuretly reflect the error they are talking about. nogj 7144d 09h /
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7144d 09h /
1474 * Building op.S and op.o depend on op_t_reg_mov_op.h
* Clean generated files produced by the recompiler		 nogj 7144d 09h /
1473 Add warning that except_handle may not return nogj 7171d 12h /
1472 This commit was manufactured by cvs2svn to create tag 'nog_patch_73'. 7171d 12h /
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7171d 12h /
1470 This commit was manufactured by cvs2svn to create tag 'nog_patch_72'. 7171d 12h /
1469 Don't halt the sim when not needed nogj 7171d 12h /
1468 This commit was manufactured by cvs2svn to create tag 'nog_patch_71'. 7171d 12h /
1467 * Remove useless checks.
* Don't halt the sim when not really necessary.		 nogj 7171d 12h /
1466 This commit was manufactured by cvs2svn to create tag 'nog_patch_70'. 7171d 12h /
1465 Fix printing of uninitialised value nogj 7171d 12h /
1464 This commit was manufactured by cvs2svn to create tag 'nog_patch_69'. 7171d 12h /
1463 Make the ethernet peripheral use the new debug channels nogj 7171d 12h /
1462 This commit was manufactured by cvs2svn to create tag 'nog_patch_68'. 7171d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.