OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1614

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6862d 05h /
1613 change default phoenix 6867d 15h /
1612 major optimizations for or32 target phoenix 6867d 15h /
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6870d 16h /
1610 Update ChangeLog nogj 6870d 16h /
1609 0.2.0-rc2 release nogj 6870d 17h /
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6871d 11h /
1607 Don't drop cycles from the scheduler nogj 6871d 11h /
1606 fix uninitialized reads phoenix 6871d 16h /
1605 Execute l.ff1 instruction nogj 6878d 12h /
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6878d 12h /
1603 Accept EM_OPENRISC as a valid machine nogj 6879d 16h /
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 6880d 14h /
1601 fixed description of l.sfXXXi lampret 6880d 14h /
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6888d 15h /
1599 Corrected Syn Script to add MMU memories jcastillo 6888d 22h /
1598 Handle ethernet addresses as an address and not as an int nogj 6890d 13h /
1597 Fix parsing the destination register nogj 6890d 13h /
1596 Fix handling of eof in the sim cli nogj 6890d 13h /
1595 Add default immu/dmmu page size nogj 6890d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.