OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 191

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 Added UART jitter var to sim config chris 8339d 14h /
190 Added jitter initialization chris 8339d 14h /
189 fixed mode handling for tick facility chris 8339d 14h /
188 fixed PIC interrupt controller chris 8339d 14h /
187 minor change to clear pending exception chris 8339d 14h /
186 major change to UART structure chris 8339d 14h /
185 major change to UART code chris 8339d 14h /
184 modified decode for trace debugging chris 8339d 14h /
183 changed special case for PICSR chris 8339d 14h /
182 updated exception handling procedures chris 8339d 14h /
181 Added trace/stall commands chris 8339d 14h /
180 Updated debug. lampret 8339d 20h /
179 Sim run script lampret 8359d 13h /
178 Some test code lampret 8359d 13h /
177 Improved wb_sram model lampret 8359d 13h /
176 IC enable/disable. lampret 8359d 13h /
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.
markom 8360d 08h /
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8360d 11h /
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8362d 15h /
172 Removing obsolete files. lampret 8363d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.