OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 400

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
400 force_dslot_fetch does not work - allways zero. simons 8289d 04h /
399 Trap insn couses break after exits ex_insn. simons 8289d 04h /
398 added register field defines ivang 8291d 10h /
397 removed or16 architecture markom 8291d 11h /
396 added missing file markom 8291d 13h /
395 removed obsolete dependency and history from cpu section markom 8291d 15h /
394 dependency joined with dependstats; history moved to sim section markom 8291d 16h /
393 messages: exception on many places changed to abort markom 8291d 16h /
392 This commit was manufactured by cvs2svn to create tag 'stable'. 8292d 00h /
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8292d 00h /
390 Changed instantiation name of VS RAMs. lampret 8292d 02h /
389 Changed default delay for load and store in superscalar cpu. lampret 8292d 02h /
388 Added comments for cpu section. lampret 8292d 02h /
387 Now FPGA and ASIC target are separate. lampret 8292d 04h /
386 Fixed VS RAM instantiation - again. lampret 8292d 04h /
385 check testbench now modified to work with new report output markom 8292d 10h /
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8292d 11h /
383 modified simmem.cfg structure! ADD markom 8292d 11h /
382 bitmask function bug fixed markom 8292d 13h /
381 number display is more strict with 0x prefix with hex numbers markom 8292d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.