OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 522

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
522 Bug fixed. simons 8288d 17h /
521 Simprintf bug fixed. simons 8288d 18h /
520 LP interrupt test removed, because it can not be tested with tick timer. simons 8288d 19h /
519 except_test.S renamed to except_test_s.S simons 8288d 20h /
518 some more performance optimizations markom 8289d 20h /
517 some performance optimizations markom 8289d 21h /
516 except test files renamed markom 8290d 00h /
515 uart test updated; simprintf updated markom 8290d 00h /
514 l.jalr r9 instruction removed. simons 8290d 02h /
513 obsolete --enable-profiler and --disable-debugmod configure options removed; parse.c now loads only external symbols markom 8290d 02h /
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8290d 13h /
511 new reporting system markom 8290d 20h /
510 new reporting system markom 8290d 20h /
509 unused var warning corrected markom 8290d 21h /
508 nop instruction now has immediate markom 8290d 22h /
507 Added reun_regression script. lampret 8291d 02h /
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8291d 02h /
505 Test cases. support/ and utils/ are used by all test cases - build first. Non working tests: setpc, trap, trap2. lampret 8291d 02h /
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8291d 02h /
503 Fixed tabs in dma.c erez 8291d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.