OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 73

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8658d 07h /
72 Added 'how to build GNU tools' lampret 8663d 08h /
71 Clean two typos. lampret 8668d 09h /
70 Basic setjmp/longjmp are ready. lampret 8668d 09h /
69 Sim debug. lampret 8670d 07h /
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8670d 07h /
67 Added simulator "application load". lampret 8670d 07h /
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8670d 07h /
65 Added DMMU stats. lampret 8670d 07h /
64 SPR bit definition moved to spr_defs.h. lampret 8670d 07h /
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8670d 07h /
62 OR1K DMMU model. lampret 8670d 07h /
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.
joel 8685d 02h /
60 Memory model changed. lampret 8705d 11h /
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.
joel 8705d 22h /
58 This commit was manufactured by cvs2svn to create tag 'newlib-1-8-2'. 8711d 20h /
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.
joel 8711d 20h /
56 2000-08-30 Joel Sherrill <joel@OARcorp.com>

* Base import of unmodified newlib 1.8.2.
joel 8711d 20h /
55 Added 'dv' command for dumping memory as verilog model. lampret 8721d 07h /
54 Regular maintenance. lampret 8721d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.