OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 895

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8037d 11h /
894 Typing mistake fixed. simons 8039d 09h /
893 Ethernet tested on xess board. simons 8039d 09h /
892 This commit was manufactured by cvs2svn to create tag 'ats-stable'. 8039d 10h /
891 eth_ledc not positioned correctly. Fixed. mohor 8039d 10h /
890 Ethernet RXD pins were not positioned correctly. mohor 8039d 10h /
889 Modified Ethernet model. ivang 8039d 15h /
888 LCD 320x240 configuration added. simons 8040d 08h /
887 Some additional instructions fixes. simons 8040d 18h /
886 MMU registers reserved fields protected from writing. simons 8041d 17h /
885 Some incorrect instructions fixed. simons 8041d 20h /
884 code cleaning - a lot of global variables moved to runtime struct markom 8041d 23h /
883 cuc updated, cuc prompt parsing; CSM analysis markom 8042d 18h /
882 Routine for adjusting read and write delay for devices added. simons 8044d 21h /
881 Normally uart rx and tx files should be in the current folder. mohor 8045d 14h /
880 Library should not be erased during clean. mohor 8045d 14h /
879 Initial version of OpenRISC Custom Unit Compiler added markom 8047d 17h /
878 first release of atabug rherveille 8049d 10h /
877 ata beta release rherveille 8049d 11h /
876 Beta release of ATA simulation rherveille 8049d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.