OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 921

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
921 atabug stable release rherveille 8114d 15h /
920 *** empty log message *** rherveille 8114d 15h /
919 stable release rherveille 8114d 16h /
918 sa command bug fixed markom 8114d 22h /
917 optimize cmovs bug fixed markom 8114d 22h /
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8115d 08h /
915 cuc main verilog file generation markom 8115d 19h /
914 SR[FO] is always set to 1. lampret 8116d 00h /
913 Executed log insns counter output in decimal instead of hex. lampret 8116d 01h /
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8116d 01h /
911 Added instruction count to hardware executed log lampret 8116d 01h /
910 No arith and overflow flags by default. lampret 8116d 01h /
909 Bug fix. lampret 8117d 12h /
908 busy signal added markom 8121d 20h /
907 function calling generation; not tested yet markom 8121d 20h /
906 function dependency analysis added markom 8121d 23h /
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8122d 19h /
904 duplicated memory loads (same location) can be removed markom 8123d 00h /
903 a few gui improvements markom 8123d 18h /
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8123d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.