OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 130

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
130 The wbs B3 to B2 translation logic had wrong reset wire connected! mihad 7507d 07h /
129 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7508d 10h /
128 Some warning cleanup. simons 7508d 10h /
127 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7516d 03h /
126 ifdef - endif statements put in separate lines for flint compatibility. simons 7516d 03h /
125 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7554d 10h /
124 Added missing signals to 2 sensitivity lists. Everything works the same as before. tadejm 7554d 10h /
123 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7561d 10h /
122 mbist signals updated according to newest convention markom 7561d 10h /
121 This commit was manufactured by cvs2svn to create tag 'rel_WB_B3'. 7617d 22h /
120 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7617d 22h /
119 Added support for WB B3. Some testcases were updated. tadejm 7617d 22h /
118 Some minor changes due to changes in core. tadejm 7617d 22h /
117 WB Master is now WISHBONE B3 compatible. tadejm 7617d 22h /
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7617d 22h /
115 Added signals for WB Master B3. tadejm 7617d 22h /
114 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7625d 01h /
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7625d 01h /
112 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7625d 06h /
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7625d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.