OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 99

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
99 - Fixed problem with barrel shifter input signals where a latch has been
synthesized.		 cwalter 6449d 06h /
98 - Applied indenting tool. cwalter 6449d 06h /
97 Fixed bug: only set branch and clear signals if branch is actually executed. jlechner 6449d 07h /
96 - SR register is now computed in ALU stage. cwalter 6449d 07h /
95 - Write back now only updates SR in case of a LOAD. cwalter 6449d 07h /
94 Added signal from ex stage to register lock unit for clearing all register locks
when a branch is executed.		 jlechner 6449d 08h /
93 Changed behavior on branch. Current PC is immeadiately taken from ex stage alu result. jlechner 6449d 08h /
92 Added logic for inserting a nop instruction when the pipeline is cleared. jlechner 6449d 08h /
91 - Computed new SR values from ALU result. cwalter 6449d 08h /
90 Added output signal for clearing all register locks when a branch instruction is executed.
This is necessary because the id stage could have locked registers for an instruction
that is cleared out of the pipeline due to the branch.		 jlechner 6449d 08h /
89 Added input signal for clearing all register locks. jlechner 6449d 08h /
88 - Added new patch for assembler. cwalter 6449d 09h /
87 no message cwalter 6449d 09h /
86 - Added new example for a more complex loop. cwalter 6449d 09h /
85 Removed PC reset on clear_in signal. Clear_in only comes together with a branch, so it is sufficient
branch immediately.		 jlechner 6449d 11h /
84 - PC value was wrong. cwalter 6449d 11h /
83 - sr_enable and lr_enable where incorrect. cwalter 6449d 11h /
82 - Updated drawings for memory. cwalter 6449d 11h /
81 - Changed to include barrel shifter. cwalter 6449d 11h /
80 - Fixed testbench to work with new barrel shifter. cwalter 6449d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.