OpenCores
URL https://opencores.org/ocsvn/spdif_interface/spdif_interface/trunk

Subversion Repositories spdif_interface

[/] - Rev 50

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 Added string type casting to make ModelSim happy. gedra 7289d 19h /
49 Changed write signal for status buffers. gedra 7290d 19h /
48 Added new components. gedra 7290d 19h /
47 Transmitter channel status buffer. gedra 7290d 19h /
46 Transmitter version register. gedra 7290d 19h /
45 Transmitter component declarations. gedra 7291d 18h /
44 Transmitter Wishbone bus cycle decoder. gedra 7291d 18h /
43 This commit was manufactured by cvs2svn to create tag 'rx_beta_1'. 7292d 20h /
42 Fixed bug with lock event generation. gedra 7292d 20h /
41 Test bench update. gedra 7292d 20h /
40 Improved test bench. gedra 7293d 20h /
39 Bug-fix. gedra 7293d 20h /
38 Signal renaming and bug fix. gedra 7307d 20h /
37 Converted to numeric_std and fixed a few bugs. gedra 7308d 22h /
36 Top level entity for receiver. gedra 7308d 22h /
35 Top level test bench for receiver. NB! Not complete. gedra 7308d 22h /
34 Converter to numeric_std and added hex functions gedra 7308d 23h /
33 Minor update. gedra 7308d 23h /
32 Wishbone bus utilities. gedra 7310d 17h /
31 Added data output. gedra 7310d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.