OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 291

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
291 remove t48_opc_decoder component reference arniml 6033d 11h /
290 remove obsolete components arniml 6034d 13h /
289 This commit was manufactured by cvs2svn to create tag 'rel_1_1'. 6035d 09h /
288 updates for release 1.1 arniml 6035d 09h /
287 add notes on FPGA implementation arniml 6035d 10h /
286 hierarchy update, RAM and ROM clarification arniml 6035d 10h /
285 generate D for synchronous implementation in clocked process arniml 6036d 11h /
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 6036d 11h /
283 update to new mnemonic decoder arniml 6036d 11h /
282 decouple bidir port T0 from P1
fixes testcase black_box/tx/t0
arniml 6037d 10h /
281 clarify testcase compilation arniml 6037d 10h /
280 added syn directory structure arniml 6038d 10h /
279 update arniml 6053d 08h /
278 initial check-in arniml 6053d 11h /
277 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6534d 09h /
276 add change notes for release 1.0 arniml 6534d 09h /
275 fix sensitivity list arniml 6535d 07h /
274 revision 1.0 arniml 6535d 07h /
273 reset counter_q arniml 6552d 18h /
272 fix entity port names arniml 6556d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.