OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 34

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 bugfix for mode 0 andreas 6878d 19h /
33 bugfix for JBC instruction andreas 6891d 00h /
32 bugfix for two subsequent movx instructions andreas 6927d 19h /
31 update andreas 7013d 18h /
30 Made some bugfixes andreas 7014d 21h /
29 Removed UNISIM library jesus 8025d 01h /
28 Added -n option and component declaration jesus 8052d 22h /
27 Added Leonardo .ucf generation jesus 8052d 22h /
26 Updated for ISE 5.1 jesus 8059d 18h /
25 Fixed typo jesus 8069d 10h /
24 Fixed for ISE 5.1 jesus 8069d 10h /
23 Xilinx SSRAM, initial release jesus 8079d 12h /
22 Removed write through jesus 8107d 09h /
21 no message jesus 8107d 13h /
20 Added support for XST jesus 8134d 01h /
19 Updated for wishbone jesus 8202d 14h /
18 Initial release jesus 8202d 14h /
17 Changed baud rate jesus 8202d 14h /
16 Initial release jesus 8202d 14h /
15 Fixed wide rom .ucf generation jesus 8212d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.