OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 34

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 bugfix for mode 0 andreas 6740d 12h /
33 bugfix for JBC instruction andreas 6752d 17h /
32 bugfix for two subsequent movx instructions andreas 6789d 12h /
31 update andreas 6875d 11h /
30 Made some bugfixes andreas 6876d 14h /
29 Removed UNISIM library jesus 7886d 17h /
28 Added -n option and component declaration jesus 7914d 15h /
27 Added Leonardo .ucf generation jesus 7914d 15h /
26 Updated for ISE 5.1 jesus 7921d 11h /
25 Fixed typo jesus 7931d 03h /
24 Fixed for ISE 5.1 jesus 7931d 03h /
23 Xilinx SSRAM, initial release jesus 7941d 05h /
22 Removed write through jesus 7969d 02h /
21 no message jesus 7969d 05h /
20 Added support for XST jesus 7995d 17h /
19 Updated for wishbone jesus 8064d 07h /
18 Initial release jesus 8064d 07h /
17 Changed baud rate jesus 8064d 07h /
16 Initial release jesus 8064d 07h /
15 Fixed wide rom .ucf generation jesus 8074d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.